

# **Electrical Transport Properties** of the Spin Qubit Device



#### SemiQon<sup>™</sup> Group: B426 Member: 林心彤 Advisor: 張鑑元 助理教授

#### Abstract

Solid-state qubits, based on electron and hole spins in semiconductor quantum dots (QDs), present a scalable quantum computing platform. Achieving fault-tolerant quantum computing may require millions of physical qubits, making scalability essential. Silicon quantum dots, -leveraging microelectronics, offer a promising path toward large-scale quantum systems.

This research focuses on methods for measuring and analyzing spin qubit -devices, particularly ambipolar quantum dots in silicon-on-insulator nanowires. Ambipolar devices, capable of operating in both electron and hole modes, provide a versatile platform to combine the advantages of electron and hole spin qubits within the same crystalline environment.

## **Research Methods and Procedure**

This research collaborate with Prof. 陳正中's laboratory in the Department of Physics and Prof. 徐碩鴻's laboratory in the Department of Electrical Engineering in National Tsing-Hua University. The device is provided by SemiQon.

### **Device Structure**



Characterize for electrical leakage between the electrodes. Illustrated by the following device shown on the right. Using the measurement instruments from Wentworth Laboratories and the Agilent B1500A Semiconductor Device Analyzer to determine if there is a leakage based on the obtained current-voltage (I - V) curve.

Wire bonding the devices and PCB board. This section delves into the incorporation of electronic components within the printed circuit board (PCB) that serves as a chip carrier for high frequency operations.

Measurements of component characteristics. At temperatures of 4K and below (e.g. 100mK, etc.), various measurements could be performed in this cryogenic system.

PAD

37

40

41

49

50

51

53

54

56

59

**RF-out** 

Still Plate

Cold Plat

MXC Plate

Gate

R6

R7

R8

Τ6

Τ5

Τ4

TЗ

Τ2

L7

L8

# **Experiment Setup**

- **Bonding Plan**

Low Temp. (37mK) Turn on Curve Test of Upper and Lower Channels

Nunger\_2b Barrier\_1





#### Conclusion

We measured both upper and lower channel of the device for both N-type and P-type operation, but no turn-on curve was observed even with a 500 mV source-drain bias, leading us to conclude that the device likely suffers from carrier freezing, a common issue that can vary between devices and wafer batches. It is also possible that poor process quality is to blame. The thin silicon channel makes uniform doping difficult, resulting in nonuniform 2DEG or 2DHG formation. Additionally, it is possible that this device is not a degenerate semiconductor.